Abstract
Introduction
SHOVE testing aims at screening early-life failures and improving the quality level of CMOS ICs. In conjunction with other testing techniques, such as IDDQ testing [Levi 8 13 and Very-Low-Voltage (VLV) Testing [Hao 931 [Chang 961 , we can ensure CMOS ICs' quality without performing burn-in. Although burn-in can provoke various defects and improve the reliability of CMOS ICs [Hnatek 951 , it increases the production cost and lengthens the test time. IDDQ testing can detect weak parts, which are ICs with low mean-time-to-failure (MTTF) [McCluskey 911, by measuring their quiescent currents. On the other hand, VLV testing can make weak parts fail functional tests at very low voltage. Both IDDQ testing and VLV testing do not change the characteristics of a circuit-under-test (CUT). Unlike IDDQ testing and VLV testing, SHOVE testing detects weak parts by changing their intrinsic characteristics.
During SHOVE, test sets, such as single stuck-at or pseudo stuck-at test sets, are run at higher-than-normal supply voltage for a short period. The IDDQ values of the CUTs are then measured at the normal operating voltage. It [Josephson 951 . However, no detailed analysis has been found in any published literature. This paper will provide a theoretical study of SHOVE testing.
Oxide defects are one of the major causes for the reliiability problems for CMOS ICs [Hnatek 951 . Particulate contamination, crystalline defects in the substrate, spot defects, localized thin regions, or surface roughness can cause localized weak spots in an oxide [Syrzycki 871 [Lee 881. Moreover, the quality and lifetime of a gate oxide strongly depend on its thickness [Lee 881. Oxide thinning occurs when the oxide thickness of a transistor is physically or effectively thinner than expected. Oxide thinning can be due to localized thin spots, traps in the oxide, surface asperity, or locally reduced tunneling barrier height [Schuegraf 9411 . It can shorten the lifetime of a gate oxide, increase oxide leakage current, or cause time-dependent dielectric breakdown. As a result, it can cause early-life failures and must be detected. We investigated the device behavior during and after SHOVE. It is found that oxide thinning can cause stress-induced oxide leakage or become a gate oxide short after SHOVE and thus increase the IDDQ values of the defective CUT.
To stress defective oxides effectively and still avoid damaging flawless oxides, the electrical field across the oxides, E,,, must be carefully controlled. [Montanaro 961 . By applying the critical Eo, across the flawless oxide during SHOVE, we can maximize the stress effects on the defective oxides and also minimize the stress time.
In a CMOS IC, each transistor must be stressed for enough time during SHOVE. To effectively stress an NMOS transistor, the gate of the transistor should be held at the stress voltage and the drain and source of the transistor at OV. Similarly, to effectively stress a PMOS transistor, the gate of the transistor should be held at OV and the drain and source of the transistor at the stress voltage. Both single stuck-at and pseudo stuck-at test sets can be the stress vectors for SHOVE testing for fully complementary static CMOS logic. We also investigated the toggle probability of various test sets in a CUT. For pseudo stuck-at test sets, some nodes were in logical one or zero for one or two vectors only. Thus, each vector must be held for at least the stress time for a transistor to make sure all transistors in a CMOS IC are stressed for enough time. The stress speed should be the reciprocal of the stress time for a transistor in this case. The stress time of a transistor is the time to effectively stress an oxide.
This paper is organized as follows. Section 2 examines the behavior of oxide thinning during and after SHOVE. Section 3 discusses the stress voltage. Section 4 investigates the stress vectors. Section 5 analyzes the stress time and stress speed. Section 6 concludes this paper. found out that breakdown occurred locally when the local density of traps exceeded a critical value and the product of the electric field and the higher leakage currents through the traps exceeded a critical energy density [Dumin 941 . We use the "effective oxide thinning" model to estimate the lifetime of an oxide in this paper because this model shows the relationship among the voltage across an oxide, effective oxide thickness, and oxide lifetime more directly than other models. Equation 1 shows the relationship among these parameters. X e p is the effective oxide thickness, V o x is the voltage across the oxide, t , is the time-tcbreakdown of the oxide, TO is determined by the intrinsic breakdown time under an applied voltage of Vox, and G is the slope of log(tBD) versus 1 / Eox [Patel 941 . It is found that the oxide leakage at low voltage increased in a thin oxide after the thin film was stressed at high voltage. The leakage current occurs before oxide breakdown and can be one of the major failure mechanisms in thin oxides.
Oxide Thinning
The poly gate and channel region of a MOS transistor are highly doped. The energy barrier width is very thin at the defective site. Consequently, tunneling current occurs at the thin spot when an electrical field is applied across the oxide. The magnitude of the tunneling current increases significantly as the supply voltage increases over its normal value [ 
Stress Voltage
To stress CUTS effectively, the stress voltage should be set such that it can only cause damage in the defective CUTs and avoid damaging flawless CUTs. Because the damage to an oxide at high voltage is mainly due to the tunneling current flowing through the oxide, the stress voltage should be selected so that the oxide tunneling current is very small in a flawless oxide but large in a defective oxide. selected so that E,, is approximately 6MVIcm in a flawless oxide, E, , across a defective oxide will be much larger than this value. Thus, the tunneling current can flow through the defective site and increase the trap density at the thin spot during SHOVE. The oxide lifetime shown in Table 1 supports this observation too. Table 1 shows that the lifetime of a flawless oxide is still reasonably long when E,, is 6.67MVlcm and that of a defective oxide is reduced to only several seconds. 
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Based on Equation 1, the higher the stress voltage is useld, the shorter the stress will be. Consequently, to shorten the stress time, the stress voltage should be selected so that it can maximize the effect of the stress on the oxide layers of CUTs. Table 1 shows that the stress time for a transistor is approximately 8 min at 5V and 2.5 sec at 6V. Thus, the stress time can be reduced significantly by using the maximum allowed voltage during SHOVE. Consequently, depending on the oxide thickness of a technology, the stress voltage for SHOVE testhg can be determined. Equation 2 shows the maximum stress voltage for SHOVE testing. The unit of To, is nm.
Stress Vectors
To thoroughly stress all the transistors in a CMOS IC and avoid long stress time, stress vectors must be selected so that the voltage across the oxide layer of a transistor is maximized. For an NMOS transistor, its source, drain, and substrate should be held at OV, at the same time, the gate of the transistor is held at the stress voltage. For a PMOS transistor, its source, drain, and substrate should be held at the stress voltage and the gate of the transistor is held at OV. Consequently, to effectively stress an NMOS transistor in a fully coniplementary CMOS logic gate, the stress vector should connect the logic gate output of and ground through the pull-down path that contains the target Nh40S transistor. Similarly, to effectively stress a PMOS transistor in a fully complementary CMOS logic gate, the stress vector should connect the llogic gate output and the supply voltage through the pull-up path that contains the target PMOS transistor.
To provoke a stuck-at-1 fault at the input of a Complementary CMOS logic gate and propagate the fault effect to the output of the logic gate, the stuck-at vector will place logical 0 at the input of a PMOS transistor whose gate is connected to the faulty input node. In this wa!y, the vector connects the output of the logic gate to the supply voltage through the PMOS transistor whose input gate is connected to the faulty input node. Thus, the PMOS transistor is put into the stress condition described in the previous paragraph. To provolce a stuckat-0 fault at the input of a complementary CMOS logic gatle and propagate the fault effect to the output of the logic gate, the stuck-at vector will place logical 1 at the input of an NMOS transistor whose gate is connected to the faulty input node. Similar to the vector for a stuckat-11 fault at the input of the logic gate, the vector connects the output of the logic gate to ground through the NMOS transistor whose gate is connected to the faulty input node. As a result, the NMOS transistor is put into the stress condition mentioned in the previous paragraph. Moreover, a 100% single stuck-at test of a complementary CMOS logic gate can toggle all input nodes of the logic gate. Thus, a 100% stuck-at test set for a complementary CMOS logic gate can put each transistor in the required stress condition at least once. Thus, both 100% single stuck-at test sets and pseudo stuck-at test sets can be used as the stress vectors for SHOVE. The latter are more suitable than the former because of their shorter test lengths. On the other hand, 100% toggle test sets may still m i s s some transistors. IDDQ test sets that target inter-gate bridging faults are not suitable for SHOVE testing. Figure 1 shows a fully complementary CMOS gate. Table 3 shows how transistors are stressed by stress vectors.
Because not all transistors are stressed by each test vector, some transistors may be stressed longer than others. Table 3 shows that all-zero vectors can stress all PMOS transistors and all-one vectors can stress all NMOS transistors at once. To stress all transistors evenly and reduce the stress time for fully complementary CMOS logic gates, all-one and all-zero vectors can perform better than stuck-at test sets as the stress vectors. We can modify the algorithm for line justification used in existing ATPG programs to generate all-zero and all-one vectors. To justify the output value of a logic gate, the inputs of the logic gate should be set to either all ones or zeros. For example, if we want to set the output of a 2-input OR gate to be logical one, we should put logical ones on both inputs of the gate. In existing ATPG programs, only one of the two inputs will be set to logical one.
Stress Time and Stress Speed
Each transistor in a CMOS IC must be stressed for long enough to make sure the defective oxide deteriorates significantly so that either oxide breakdown or stressinduced oxide leakage occurs in the defective oxide. To optimize the stress effect of each stress vector and thus reduce the total stress time, each signal should be held at its full-swing signal level for enough time. In this way, transistors can be in the condition mentioned in Sec. 4 and thus be stressed efficiently by the stress vectors.
If a transistor can be stressed more than once during SHOVE by different stress vectors, we can reduce the overall stress time for a CMOS IC. Equation 3 shows the stress time of a CMOS IC. In Equation 3, T,i is the overall stress time of a CMOS IC, n is the number of stress vectors, T,t is the stress time for each transistor at the applied stress voltage, and m is the minimum number of vectors that stress a transistor for all transistors in the CUT. T,t can be calculated by using Equation 1.
T,l = n x q t l m (3)
To determine an appropriate value for m , we investigated a CUT which was used in an experiment [Franco 951 . The CUT was implemented by using only elementary CMOS logic gates. It has 380 gates, 24 inputs, 12 outputs, and 283 internal nodes. Seven 100% single stuck-at test sets and two pseudo stuck-at test sets were used in this study. We simulated all test sets and recorded how each node toggled.
For the two pseudo stuck-at test sets, there was at least one node that was in the logic zero state only once for all test vectors. Thus, m should be 1 for these two test sets. The stress speed for this CUT should be the reciprocal of the stress time for a transistor if pseudo stuck-at test sets are used. For 5 out of the 7 100% single stuck-at test sets, each node was in logic zero or logic one state at least twice among all test vectors. As a result, m can be set at 2 for these test sets.
Nevertheless, 97% of the nodes were in logic zero or logic one more than 4 times among all vectors in all 7 100% single stuck-at test sets.
Conclusions
SHOVE testing, VLV testing, IDDQ testing, and burn-in all aim at improving the quality level of CMOS ICs. We have shown that SHOVE testing can detect weak CMOS ICs caused by oxide defects. SHOVE testing requires shorter test time than burn-in and does not need extra instruments. Consequently, SHOVE testing is an alternative to burn-in and can be used with VLV testing and IDDQ testing to improve the quality level of CMOS ICs and reduce the production cost.
